InfoCoBuild

Architectural Design of Digital Integrated Circuits

Architectural Design of Digital Integrated Circuits. Instructor: Prof. Indranil Hatai, School of VLSI Technology, IIEST Shibpur. Digital arithmetic plays an important role in the design of general-purpose digital processors and of embedded systems for signal processing, graphics, and communications. In spite of a mature body of knowledge in digital arithmetic, each new generation of processors or digital systems creates new arithmetic design problems. Designers, researchers, and graduate students will find solid solutions to these problems in this course. This course explains the fundamental principles of algorithms available for performing arithmetic operations on digital computers. These include basic arithmetic operations like addition, subtraction, multiplication, and division in fixed-point and floating-point number systems as well as more complex operations such as square root extraction and evaluation of exponential, logarithmic, and trigonometric functions. The algorithms described are independent of the particular technology employed for their implementation. (from nptel.ac.in)

Lecture 28 - Multiplier Architecture: Shift and Add Multiplier

Go to the Course Home or watch other lectures:

Lecture 01 - Introduction

Lecture 02 - Introduction to VLSI Design Flow

Lecture 03 - Introduction to VLSI Design Flow (cont.)

Lecture 04 - Algorithm to Efficient Architecture Mapping

Lecture 05 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 06 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 07 - Tutorial on Algorithm to Efficient Architecture Mapping

Lecture 08 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 09 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 10 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 11 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 12 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 13 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 14 - Algorithm to Efficient Architecture Mapping (cont.)

Lecture 15 - Efficient Adder Architecture

Lecture 16 - Efficient Adder Architecture (cont.)

Lecture 17 - Efficient Adder Architecture: Carry-Skip Adder, Variable Block Adder

Lecture 18 - Efficient Adder Architecture: Carry-Loolahead Adder (CLA)

Lecture 19 - Efficient Adder Architecture: Delay Optimized CLA

Lecture 20 - Efficient Adder Architecture: Carry-Select Adder

Lecture 21 - Efficient Adder Architecture: Conditional Sum Adder

Lecture 22 - Efficient Adder Architecture: Ling's Adder, Prefix Adders

Lecture 23 - Efficient Adder Architecture: Running Average Circuit

Lecture 24 - Efficient Adder Architecture (cont.)

Lecture 25 - Pipelining and Parallel Processing

Lecture 26 - Pipelining and Parallel Processing (cont.)

Lecture 27 - Multiplier Architecture

Lecture 28 - Multiplier Architecture: Shift and Add Multiplier

Lecture 29 - Multiplier Architecture: Array Multipliers, Booth Algorithm

Lecture 30 - Multiplier Architecture: Booth Algorithm (cont.)

Lecture 31 - Multiplier Architecture: Booth Algorithm (cont.)

Lecture 32 - Multiplier Architecture: Tree Multiplication

Lecture 33 - Multiplier Architecture: Signed Multiplication

Lecture 34 - Multiplier Architecture (cont.)

Lecture 35 - Squaring Circuit Design

Lecture 36 - Reconfigurable Constant Multiplier Design

Lecture 37 - Reconfigurable Constant Multiplier Design (cont.)

Lecture 38 - Reconfigurable Constant Multiplier Design (cont.)

Lecture 39 - Fixed Point Number Representation

Lecture 40 - Fixed Point Number Representation (cont.)

Lecture 41 - CORDIC Architecture

Lecture 42 - CORDIC Architecture (cont.)

Lecture 43 - CORDIC Architecture (cont.)

Lecture 44 - CORDIC Architecture (cont.)

Lecture 45 - Timing Analysis

Lecture 46 - Timing Analysis (cont.)

Lecture 47 - Timing Analysis (cont.)

Lecture 48 - Logic Hazard

Lecture 49 - FFT Architecture

Lecture 50 - FFT Architecture (cont.)

Lecture 51 - Timing Analysis Basics

Lecture 52 - Timing Analysis Basics (cont.)

Lecture 53 - Timing Analysis Basics (cont.)

Lecture 54 - Timing Issues in Digital IC Design

Lecture 55 - Timing Issues in Digital IC Design (cont.)

Lecture 56 - Timing Issues in Digital IC Design (cont.)

Lecture 57 - Timing Issues in Digital IC Design (cont.)

Lecture 58 - Design Topics for Basic Circuits Design

Lecture 59 - Design Topics for Basic Circuits Design (cont.)

Lecture 60 - Design Topics for Basic Circuits Design (cont.)

Lecture 61 - Design Topics for Basic Circuits Design (cont.)

Lecture 62 - Low Power Digital Design

Lecture 63 - Low Power Digital Design (cont.)

Lecture 64 - Low Power Digital Design (cont.)

Lecture 65 - Low Power Digital Design (cont.)

Lecture 66 - Hardware for Machine Learning: Design Considerations and Tips

Lecture 67 - Hardware for Machine Learning: Design Considerations and Tips (cont.)